An experimental 295 MHz CMOS 4K/spl times/256 SRAM using bidirectional read/write shared sense amps and self-timed pulsed word-line drivers

Natsuki Kushiyama, Charles Tan, Richard Clark, Jane Lin, Fred Perner, Lisa Martin, Mark Leonard, Gene Coussens, Kit Cham. An experimental 295 MHz CMOS 4K/spl times/256 SRAM using bidirectional read/write shared sense amps and self-timed pulsed word-line drivers. J. Solid-State Circuits, 30(11):1286-1290, November 1995. [doi]

Authors

Natsuki Kushiyama

This author has not been identified. Look up 'Natsuki Kushiyama' in Google

Charles Tan

This author has not been identified. Look up 'Charles Tan' in Google

Richard Clark

This author has not been identified. Look up 'Richard Clark' in Google

Jane Lin

This author has not been identified. Look up 'Jane Lin' in Google

Fred Perner

This author has not been identified. Look up 'Fred Perner' in Google

Lisa Martin

This author has not been identified. Look up 'Lisa Martin' in Google

Mark Leonard

This author has not been identified. Look up 'Mark Leonard' in Google

Gene Coussens

This author has not been identified. Look up 'Gene Coussens' in Google

Kit Cham

This author has not been identified. Look up 'Kit Cham' in Google