On-Chip Memory Optimization of High Efficiency Accelerator for Deep Convolutional Neural Networks - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Tzu-Yi Lai, Kuan-Hung Chen. On-Chip Memory Optimization of High Efficiency Accelerator for Deep Convolutional Neural Networks. In International SoC Design Conference, ISOCC 2018, Daegu, South Korea, November 12-15, 2018. pages 82-83, IEEE, 2018. [doi]

This author has not been identified. Look up 'Tzu-Yi Lai' in GoogleThis author has not been identified. Look up 'Kuan-Hung Chen' in Google

runs on WebDSL