The following publications are possibly variants of this publication:
- Effects of different drop test conditions on board-level reliability of chip-scale packagesYi-Shao Lai, Po-Chuan Yang, Chang-Lin Yeh. mr, 48(2):274-281, 2008. [doi]
- Structural design optimization for board-level drop reliability of wafer-level chip-scale packagesTsung-Yueh Tsai, Yi-Shao Lai, Chang-Lin Yeh, Rong-Sheng Chen. mr, 48(5):757-762, 2008. [doi]
- Reliability evaluations for board-level chip-scale packages under coupled power and thermal cycling test conditionsTong Hong Wang, Yi-Shao Lai, Yu-Cheng Lin. mr, 48(1):132-139, 2008. [doi]
- Empirical correlation between package-level ball impact test and board-level drop reliabilityChang-Lin Yeh, Yi-Shao Lai, Hsiao-Chuan Chang, Tsan-Hsien Chen. mr, 47(7):1127-1134, 2007. [doi]