Standby power reduction and SRAM cell optimization for 65nm technology

S. Lakshminarayanan, J. Joung, G. Narasimhan, R. Kapre, M. Slanina, J. Tung, M. Whately, C.-L. Hou, W.-J. Liao, S.-C. Lin, P.-G. Ma, C.-W. Fan, M. C. Hsieh, F.-C. Liu, K.-L. Yeh, W.-C. Tseng, S. W. Lu. Standby power reduction and SRAM cell optimization for 65nm technology. In 10th International Symposium on Quality of Electronic Design (ISQED 2009), 16-18 March 2009, San Jose, CA, USA. pages 471-475, IEEE, 2009. [doi]

Abstract

Abstract is missing.