On-Chip Power-Grid Simulation Using Latency Insertion Method

Subramanian N. Lalgudi, Madhavan Swaminathan, Yaron Kretchmer. On-Chip Power-Grid Simulation Using Latency Insertion Method. IEEE Trans. on Circuits and Systems, 55-I(3):914-931, 2008. [doi]

Authors

Subramanian N. Lalgudi

This author has not been identified. Look up 'Subramanian N. Lalgudi' in Google

Madhavan Swaminathan

This author has not been identified. Look up 'Madhavan Swaminathan' in Google

Yaron Kretchmer

This author has not been identified. Look up 'Yaron Kretchmer' in Google