Subramanian N. Lalgudi, Madhavan Swaminathan, Yaron Kretchmer. On-Chip Power-Grid Simulation Using Latency Insertion Method. IEEE Trans. on Circuits and Systems, 55-I(3):914-931, 2008. [doi]
No references recorded for this publication.
No citations of this publication recorded.