Using on-chip test pattern compression for full scan SoC designs - researchr publication

researchr

You are not signed in
Sign in
Sign up

Helmut Lang, Jens Pfeiffer, Jeff Maguire. Using on-chip test pattern compression for full scan SoC designs. In Proceedings IEEE International Test Conference 2000, Atlantic City, NJ, USA, October 2000. pages 638-643, IEEE Computer Society, 2000.

Abstract is missing.

runs on WebDSL