T. Bhagya Laxmi, S. Rajendar, Y. Pandu Rangaiah. Performance analysis of alternative adder cell structures using clocked and non-clocked logic styles at 45nm technology. In 2014 International Conference on Advances in Computing, Communications and Informatics, ICACCI 2014, Delhi, India, September 24-27, 2014. pages 620-623, IEEE, 2014. [doi]
No references recorded for this publication.
No citations of this publication recorded.