The following publications are possibly variants of this publication:
- Dynamic Heterogeneous Voltage Regulation for Systolic Array-Based DNN AcceleratorsJianhao Chen, Joseph Riad, Edgar Sánchez-Sinencio, Peng Li 0001. iccd 2020: 486-493 [doi]
- Reconfigurable Dataflow Optimization for Spatiotemporal Spiking Neural Computation on Systolic Array AcceleratorsJeong Jun Lee, Peng Li. iccd 2020: 57-64 [doi]
- Heterogeneous Systolic Array Architecture for Compact CNNs Hardware AcceleratorsRui Xu, Sheng Ma, Yaohua Wang, Yang Guo 0003, Dongsheng Li 0001, Yuran Qiao. tpds, 33(11):2860-2871, 2022. [doi]
- Fault-Tolerant Systolic Array Based Accelerators for Deep Neural Network ExecutionJeff Jun Zhang, Kanad Basu, Siddharth Garg. dt, 36(5):44-53, 2019. [doi]
- Parallel Time Batching: Systolic-Array Acceleration of Sparse Spiking Neural ComputationJeong Jun Lee, Wenrui Zhang, Peng Li 0001. hpca 2022: 317-330 [doi]
- SaARSP: An Architecture for Systolic-Array Acceleration of Recurrent Spiking Neural NetworksJeong Jun Lee, Wenrui Zhang, Yuan Xie, Peng Li. jetc, 18(4), 2022. [doi]