The following publications are possibly variants of this publication:
- Split WL 6T SRAM-Based Bit Serial Computing-in-Memory Macro With High Signal Margin and High ThroughputYoung Kyu Lee, Dong Han Ko, Seokhee Cho, Minjune Yeo, Mingu Kang, Seong-Ook Jung. tcasII, 71(4):1869-1873, April 2024. [doi]
- A 28 nm 16 Kb Bit-Scalable Charge-Domain Transpose 6T SRAM In-Memory Computing MacroJiahao Song, Xiyuan Tang, Xin Qiao, Yuan Wang 0001, Runsheng Wang, Ru Huang. tcasI, 70(5):1835-1845, May 2023. [doi]
- IMAC: In-Memory Multi-Bit Multiplication and ACcumulation in 6T SRAM ArrayMustafa Fayez Ali, Akhilesh Jaiswal, Sangamesh Kodge, Amogh Agrawal, Indranil Chakraborty, Kaushik Roy 0001. tcas, 67-I(8):2521-2531, 2020. [doi]
- Fast 6T SRAM Bit-Line Computing with Consecutive Short Pulse Word-Lines and Skewed InverterJinho Jeong, Jongsun Park 0001. isocc 2020: 292-293 [doi]