Link Bit-Error-Rate Requirement Analysis for Deep Neural Network Accelerators

Jaewon Lee, Gain Kim, Jinho Park, Hyeon-Min Bae. Link Bit-Error-Rate Requirement Analysis for Deep Neural Network Accelerators. In IEEE International Symposium on Circuits and Systems, ISCAS 2021, Daegu, South Korea, May 22-28, 2021. pages 1-5, IEEE, 2021. [doi]

Abstract

Abstract is missing.