Chang-Chun Lee, Chien-Chen Lee, Hsiao-Tung Ku, Shu-Ming Chang, Kuo-Ning Chiang. Solder joints layout design and reliability enhancements of wafer level packaging using response surface methodology. Microelectronics Reliability, 47(2-3):196-204, 2007. [doi]
Abstract is missing.