A shift register architecture for high-speed data sorting

Chen-Yi Lee, Jer-Min Tsai. A shift register architecture for high-speed data sorting. VLSI Signal Processing, 11(3):273-280, 1995. [doi]

Abstract

Abstract is missing.