The following publications are possibly variants of this publication:
- Low Area-Delay Complexity Digit-Level Parallel-In Serial-Out Multiplier Over GF(2m) Based on Overlap-Free Karatsuba AlgorithmChiou-Yng Lee, Jiafeng Xie. iccd 2018: 187-194 [doi]
- Efficient Digit-Serial Multiplier Employing Karatsuba AlgorithmShyan-Ming Yuan, Chiou-Yng Lee, Chia-Chen Fan. icgec 2016: 221-231 [doi]
- Subquadratic Space-Complexity Parallel Systolic Multiplier Based on Karatsuba Algorithm and Block RecombinationChiou-Yng Lee, Che Wun Chiou, Jim-Min Lin. icgec 2016: 187-200 [doi]
- Area-Delay Efficient Digit-Serial Multiplier Based on k-Partitioning Scheme Combined With TMVP Block Recombination ApproachChiou-Yng Lee, Pramod Kumar Meher, Chung-Hsin Liu. tvlsi, 24(7):2413-2425, 2016. [doi]
- Efficient Digit-Serial KA-Based Multiplier Over Binary Extension Fields Using Block Recombination ApproachChung-Hsin Liu, Chiou-Yng Lee, Pramod Kumar Meher. tcas, 62-I(8):2044-2051, 2015. [doi]