C-to-Verilog translation validation

Alan Leung, Dimitar Bounov, Sorin Lerner. C-to-Verilog translation validation. In 13. ACM/IEEE International Conference on Formal Methods and Models for Codesign, MEMOCODE 2015, Austin, TX, USA, September 21-23, 2015. pages 42-47, IEEE, 2015. [doi]

Authors

Alan Leung

This author has not been identified. Look up 'Alan Leung' in Google

Dimitar Bounov

This author has not been identified. Look up 'Dimitar Bounov' in Google

Sorin Lerner

This author has not been identified. It may be one of the following persons: Look up 'Sorin Lerner' in Google