A compiled-code hardware accelerator for circuit simulation

David M. Lewis. A compiled-code hardware accelerator for circuit simulation. IEEE Trans. on CAD of Integrated Circuits and Systems, 11(5):555-565, 1992. [doi]

Abstract

Abstract is missing.