Nan Li, Weichong Chen, Xiangyu Li, Zhiyi Yu. HARD: A Heterogeneous Last-Level Cache Architecture With Readless Hierarchical Tag and Dynamic-LRU Policy. IEEE Trans. on CAD of Integrated Circuits and Systems, 45(6):2962-2975, June 2026. [doi]
Abstract is missing.