Design and Implementation of a Parallel Verilog Simulator: PVSim

Tun Li, Yang Guo, Sikun Li. Design and Implementation of a Parallel Verilog Simulator: PVSim. In 17th International Conference on VLSI Design (VLSI Design 2004), with the 3rd International Conference on Embedded Systems Design, 5-9 January 2004, Mumbai, India. pages 329-334, IEEE Computer Society, 2004. [doi]

Abstract

Abstract is missing.