Functional Vectors Generation for RT-Level Verilog Descriptions Based on Path Enumeration and Constraint Logic Programming - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Tun Li, Yang Guo, Gongjie Liu, Sikun Li. Functional Vectors Generation for RT-Level Verilog Descriptions Based on Path Enumeration and Constraint Logic Programming. In Eighth Euromicro Symposium on Digital Systems Design (DSD 2005), 30 August - 3 September 2005, Porto, Portugal. pages 17-25, IEEE Computer Society, 2005. [doi]

This author has not been identified. Look up 'Tun Li' in GoogleThis author has not been identified. Look up 'Yang Guo' in GoogleThis author has not been identified. Look up 'Gongjie Liu' in GoogleThis author has not been identified. Look up 'Sikun Li' in Google

runs on WebDSL