The following publications are possibly variants of this publication:
- Memory Cache Based Motion Compensation Architecture for HDTV H.264/AVC DecoderYu Li, Yanmei Qu, Yun He. iscas 2007: 2906-2909 [doi]
- A high efficient memory architecture for H.264/AVC motion compensationChunshu Li, Kai Huang, Xiaolang Yan, Jiong Feng, De Ma, Haitong Ge. asap 2010: 239-245 [doi]
- A Bandwidth Optimized, 64 Cycles/MB Joint Parameter Decoder Architecture for Ultra High Definition H.264/AVC ApplicationsJinjia Zhou, Dajiang Zhou, Xun He, Satoshi Goto. ieicet, 93-A(8):1425-1433, 2010. [doi]