Bit-serial systolic accelerator design for convolution operations in convolutional neural networks

Lin Li, JianHao Hu, Qiu Huang, Wanting Zhou. Bit-serial systolic accelerator design for convolution operations in convolutional neural networks. IEICE Electronic Express, 17(20):20200308, 2020. [doi]

Abstract

Abstract is missing.