VLSI implementation of high-speed low power decimation filter for LTE sigma-delta A/D converter application - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Jing Li, Ran Li, Ting Yi, Zhiliang Hong, Bill Yang Liu. VLSI implementation of high-speed low power decimation filter for LTE sigma-delta A/D converter application. In 2011 IEEE 9th International Conference on ASIC, ASICON 2011, Xiamen, China, October 25-28, 2011. pages 453-456, IEEE, 2011. [doi]

This author has not been identified. Look up 'Jing Li' in GoogleThis author has not been identified. Look up 'Ran Li' in GoogleThis author has not been identified. Look up 'Ting Yi' in GoogleThis author has not been identified. Look up 'Zhiliang Hong' in GoogleThis author has not been identified. Look up 'Bill Yang Liu' in Google

runs on WebDSL