A Task-Level Hierarchical Memory Model for System Synthesis of Multiprocessors

Yanbing Li, Wayne Wolf. A Task-Level Hierarchical Memory Model for System Synthesis of Multiprocessors. In DAC. pages 153-156, 1997. [doi]

Authors

Yanbing Li

This author has not been identified. Look up 'Yanbing Li' in Google

Wayne Wolf

This author has not been identified. Look up 'Wayne Wolf' in Google