A Task-Level Hierarchical Memory Model for System Synthesis of Multiprocessors

Yanbing Li, Wayne Wolf. A Task-Level Hierarchical Memory Model for System Synthesis of Multiprocessors. In DAC. pages 153-156, 1997. [doi]

Abstract

Abstract is missing.