10.9 A 23.2-to-26GHz Sub-Sampling PLL Achieving 48.3fsrms Jitter, -253.5dB FoMJ, and 0.55μs Locking Time Based on a Function-Reused VCO-Buffer and a Type-I FLL with Rapid Phase Alignment

Haoran Li, Tailong Xu, Xi Meng, Jun Yin 0001, Rui Paulo Martins, Pui-In Mak. 10.9 A 23.2-to-26GHz Sub-Sampling PLL Achieving 48.3fsrms Jitter, -253.5dB FoMJ, and 0.55μs Locking Time Based on a Function-Reused VCO-Buffer and a Type-I FLL with Rapid Phase Alignment. In IEEE International Solid-State Circuits Conference, ISSCC 2024, San Francisco, CA, USA, February 18-22, 2024. pages 204-206, IEEE, 2024. [doi]

Authors

Haoran Li

This author has not been identified. Look up 'Haoran Li' in Google

Tailong Xu

This author has not been identified. Look up 'Tailong Xu' in Google

Xi Meng

This author has not been identified. Look up 'Xi Meng' in Google

Jun Yin 0001

This author has not been identified. Look up 'Jun Yin 0001' in Google

Rui Paulo Martins

This author has not been identified. Look up 'Rui Paulo Martins' in Google

Pui-In Mak

This author has not been identified. Look up 'Pui-In Mak' in Google