A 14-bit 2-GS/s DAC with SFDR>70dB up to 1-GHz in 65-nm CMOS

Ran Li, Qi Zhao, Ting Yi, Zhiliang Hong. A 14-bit 2-GS/s DAC with SFDR>70dB up to 1-GHz in 65-nm CMOS. In 2011 IEEE 9th International Conference on ASIC, ASICON 2011, Xiamen, China, October 25-28, 2011. pages 500-503, IEEE, 2011. [doi]

Authors

Ran Li

This author has not been identified. Look up 'Ran Li' in Google

Qi Zhao

This author has not been identified. Look up 'Qi Zhao' in Google

Ting Yi

This author has not been identified. Look up 'Ting Yi' in Google

Zhiliang Hong

This author has not been identified. Look up 'Zhiliang Hong' in Google