A Shared Memory Parallel Algorithm for Logic Synthesis

Chieng-Fai Lim, Prithviraj Banerjee, Kaushik De, Saburo Muroga. A Shared Memory Parallel Algorithm for Logic Synthesis. In VLSI Design. pages 317-322, 1993.

Abstract

Abstract is missing.