An Analog Model Template Library: Simplifying Chip-Level, Mixed-Signal Design Verification

ByongChan Lim, Mark Horowitz. An Analog Model Template Library: Simplifying Chip-Level, Mixed-Signal Design Verification. IEEE Trans. VLSI Syst., 27(1):193-204, 2019. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.