The following publications are possibly variants of this publication:
- Redundancy architectures for channel-based 3D DRAM yield improvementBing-Yang Lin, Wan-Ting Chiang, Cheng-Wen Wu, Mincent Lee, Hung-Chih Lin, Ching-Nen Peng, Min-Jer Wang. itc 2014: 1-7 [doi]
- A New Colum Redundancy Scheme For Fast Access Time of 64-Mb DRAMYoung-Hyun Jun, Weon-Hwa Jeong, Jong Hoon Park, Tae Hoon Kim, Seong-Wook Kim, Jae Sik Lee, Seong-Jin Jang, Chang-Man Khang, Hee-Gook Lee. iscas 1993: 1937-1940
- Built-in redundancy analysis for memory yield improvementChih-Tsun Huang, Chi-Feng Wu, Jin-Fu Li, Cheng-Wen Wu. tr, 52(4):386-399, 2003. [doi]
- Redundancy analysis simulation in semiconductor manufacturing for yield improvementYoungshin Han, Chilgee Lee, Jason J. Jung. springsim 2009: [doi]