Jai-Ming Lin, Chien-Yu Huang. General floorplanning methodology for 3D ICs with an arbitrary bonding style. In 2018 Design, Automation & Test in Europe Conference & Exhibition, DATE 2018, Dresden, Germany, March 19-23, 2018. pages 1199-1202, IEEE, 2018. [doi]
Abstract is missing.