Hung-Han Lin, Vita Pi-Ho Hu. Device Designs and Analog Performance Analysis for Negative-Capacitance Vertical-Tunnel FET. In 20th International Symposium on Quality Electronic Design, ISQED 2019, Santa Clara, CA, USA, March 6-7, 2019. pages 241-246, IEEE, 2019. [doi]
Abstract is missing.