Power and latency efficient mechanism: a seamless bridge between buffered and bufferless routing in on-chip network

Jing Lin, Xiaola Lin. Power and latency efficient mechanism: a seamless bridge between buffered and bufferless routing in on-chip network. The Journal of Supercomputing, 61(3):1048-1067, 2012. [doi]

Abstract

Abstract is missing.