BRAM efficient multi-ported memory on FPGA

Jiun-Liang Lin, Bo-Cheng Charles Lai. BRAM efficient multi-ported memory on FPGA. In VLSI Design, Automation and Test, VLSI-DAT 2015, Hsinchu, Taiwan, April 27-29, 2015. pages 1-4, IEEE, 2015. [doi]

Authors

Jiun-Liang Lin

This author has not been identified. Look up 'Jiun-Liang Lin' in Google

Bo-Cheng Charles Lai

This author has not been identified. Look up 'Bo-Cheng Charles Lai' in Google