A Single-Clock-Phase Sense Amplifier Architecture with 9x Smaller Clock-to-Q Delay Compared to the StrongARM & 6.3dB Lower Noise Compared to Double-Tail - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Xiaohui Lin, Mohamed Megahed, Tejasvi Anand. A Single-Clock-Phase Sense Amplifier Architecture with 9x Smaller Clock-to-Q Delay Compared to the StrongARM & 6.3dB Lower Noise Compared to Double-Tail. In IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits 2022), Honolulu, HI, USA, June 12-17, 2022. pages 188-189, IEEE, 2022. [doi]

This author has not been identified. Look up 'Xiaohui Lin' in GoogleThis author has not been identified. Look up 'Mohamed Megahed' in GoogleThis author has not been identified. Look up 'Tejasvi Anand' in Google

runs on WebDSL