An Efficient VLSI Architecture for Nonbinary LDPC Decoders

Jun Lin, Jin Sha, Zhongfeng Wang, Li Li 0003. An Efficient VLSI Architecture for Nonbinary LDPC Decoders. IEEE Trans. on Circuits and Systems, 57-II(1):51-55, 2010. [doi]

Authors

Jun Lin

This author has not been identified. Look up 'Jun Lin' in Google

Jin Sha

This author has not been identified. Look up 'Jin Sha' in Google

Zhongfeng Wang

This author has not been identified. Look up 'Zhongfeng Wang' in Google

Li Li 0003

This author has not been identified. Look up 'Li Li 0003' in Google