An Efficient VLSI Architecture for Nonbinary LDPC Decoders

Jun Lin, Jin Sha, Zhongfeng Wang, Li Li 0003. An Efficient VLSI Architecture for Nonbinary LDPC Decoders. IEEE Trans. on Circuits and Systems, 57-II(1):51-55, 2010. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.