Efficient VLSI Design of Modulo 2:::n:::-1 Adder Using Hybrid Carry Selection - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Su-Hon Lin, Ming-Hwa Sheu, Kuang-Hui Wang, Jun-Jie Zhu, Si-Ying Chen. Efficient VLSI Design of Modulo 2:::n:::-1 Adder Using Hybrid Carry Selection. In Proceedings of the IEEE Workshop on Signal Processing Systems, SiPS 2007, Proceedings, October 17-19, 2007, Eton Hotel, Shanghai, China. pages 142-145, IEEE, 2007. [doi]

This author has not been identified. Look up 'Su-Hon Lin' in GoogleThis author has not been identified. Look up 'Ming-Hwa Sheu' in GoogleThis author has not been identified. Look up 'Kuang-Hui Wang' in GoogleThis author has not been identified. Look up 'Jun-Jie Zhu' in GoogleThis author has not been identified. Look up 'Si-Ying Chen' in Google

runs on WebDSL