A High-Speed and High-Efficiency Diverse Error Margin Write-Verify Scheme for an RRAM-Based Neuromorphic Hardware Accelerator - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Yudeng Lin, Jianshi Tang, Bin Gao 0006, Qi Qin, Qingtian Zhang, He Qian, Huaqiang Wu. A High-Speed and High-Efficiency Diverse Error Margin Write-Verify Scheme for an RRAM-Based Neuromorphic Hardware Accelerator. IEEE Trans. Circuits Syst. II Express Briefs, 70(4):1366-1370, April 2023. [doi]

This author has not been identified. Look up 'Yudeng Lin' in GoogleThis author has not been identified. Look up 'Jianshi Tang' in GoogleThis author has not been identified. Look up 'Bin Gao 0006' in GoogleThis author has not been identified. Look up 'Qi Qin' in GoogleThis author has not been identified. Look up 'Qingtian Zhang' in GoogleThis author has not been identified. Look up 'He Qian' in GoogleThis author has not been identified. Look up 'Huaqiang Wu' in Google

runs on WebDSL