A low power and ultra high reliability LDPC error correction engine with Digital Signal Processing for embedded NAND Flash Controller in 40nm COMS - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Wei Lin, Shao-Wei Yen, Yu-Cheng Hsu, Yu-Hsiang Lin, Li-Chun Liang, Tien-Ching Wang, Pei-Yu Shih, Kuo-Hsin Lai, Kuo-Yi Cheng, Chun-Yen Chang. A low power and ultra high reliability LDPC error correction engine with Digital Signal Processing for embedded NAND Flash Controller in 40nm COMS. In Symposium on VLSI Circuits, VLSIC 2014, Digest of Technical Papers, Honolulu, HI, USA, June 10-13, 2014. pages 1-2, IEEE, 2014. [doi]

This author has not been identified. Look up 'Wei Lin' in GoogleThis author has not been identified. Look up 'Shao-Wei Yen' in GoogleThis author has not been identified. Look up 'Yu-Cheng Hsu' in GoogleThis author has not been identified. Look up 'Yu-Hsiang Lin' in GoogleThis author has not been identified. Look up 'Li-Chun Liang' in GoogleThis author has not been identified. Look up 'Tien-Ching Wang' in GoogleThis author has not been identified. Look up 'Pei-Yu Shih' in GoogleThis author has not been identified. Look up 'Kuo-Hsin Lai' in GoogleThis author has not been identified. Look up 'Kuo-Yi Cheng' in GoogleThis author has not been identified. Look up 'Chun-Yen Chang' in Google

runs on WebDSL