Jitter Due to Signal History in Digital Logic Circuits and Its Control Strategies

Perng-Shyong Lin, Charles A. Zukowski. Jitter Due to Signal History in Digital Logic Circuits and Its Control Strategies. In ISCAS. pages 2114-2117, 1993.

Abstract

Abstract is missing.