Using FPLs to Implement a Reconfigurable Highly Parallel Computer

Arne Linde, Tomas Nordström, Mikael Taveniku. Using FPLs to Implement a Reconfigurable Highly Parallel Computer. In Herbert Grünbacher, Reiner W. Hartenstein, editors, Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping, Second International Workshop on Field-Programmable Logic and Applications, Vienna, Austria, August 31 - September 2, 1992, Selected Papers. Volume 705 of Lecture Notes in Computer Science, pages 199-210, Springer, 1992.

Authors

Arne Linde

This author has not been identified. Look up 'Arne Linde' in Google

Tomas Nordström

This author has not been identified. Look up 'Tomas Nordström' in Google

Mikael Taveniku

This author has not been identified. Look up 'Mikael Taveniku' in Google