The design of high-speed pipelined analog-to-digital converters using voltage-mode sampling and current mode processing techniques

Yu-Yee Liow, Chung-Yu Wu. The design of high-speed pipelined analog-to-digital converters using voltage-mode sampling and current mode processing techniques. In ISCAS (4). pages 117-120, 2002. [doi]

Abstract

Abstract is missing.