Pure nodal analysis for efficient on-chip interconnect model order reduction - researchr publication

researchr

You are not signed in
Sign in
Sign up

Frank Liu, Peter Feldmann. Pure nodal analysis for efficient on-chip interconnect model order reduction. In International Symposium on Circuits and Systems (ISCAS 2011), May 15-19 2011, Rio de Janeiro, Brazil. pages 2493-2496, IEEE, 2011. [doi]

Abstract is missing.

runs on WebDSL