Study of 64-bit booth asynchronous multiplier based on FPGA

Xiaoqing Liu, Anping He, Caihong Li, Guangbo Feng, Jilin Zhang. Study of 64-bit booth asynchronous multiplier based on FPGA. In Yajie Qin, Zhiliang Hong, Ting-Ao Tang, editors, 12th IEEE International Conference on ASIC, ASICON 2017, Guiyang, China, October 25-28, 2017. pages 263-266, IEEE, 2017. [doi]

Authors

Xiaoqing Liu

This author has not been identified. Look up 'Xiaoqing Liu' in Google

Anping He

This author has not been identified. Look up 'Anping He' in Google

Caihong Li

This author has not been identified. Look up 'Caihong Li' in Google

Guangbo Feng

This author has not been identified. Look up 'Guangbo Feng' in Google

Jilin Zhang

This author has not been identified. Look up 'Jilin Zhang' in Google