The following publications are possibly variants of this publication:
- Area-Delay Efficient Digit-Serial Multiplier Based on k-Partitioning Scheme Combined With TMVP Block Recombination ApproachChiou-Yng Lee, Pramod Kumar Meher, Chung-Hsin Liu. tvlsi, 24(7):2413-2425, 2016. [doi]
- Subquadratic space complexity digit-serial multiplier over binary extension fields using Toom-Cook algorithmChiou-Yng Lee, Pramod Kumar Meher, Wen-Yo Lee. isicir 2014: 176-179 [doi]
- Low-Complexity Digit-Serial and Scalable SPB/GPB Multipliers Over Large Binary Extension Fields Using (b, 2)-Way Karatsuba DecompositionChiou-Yng Lee, Chun-Sheng Yang, Bimal Kumar Meher, Pramod Kumar Meher, Jeng-Shyang Pan. tcas, 61-I(11):3115-3124, 2014. [doi]
- Low-Latency Digit-Serial and Digit-Parallel Systolic Multipliers for Large Binary Extension FieldsJeng-Shyang Pan, Chiou-Yng Lee, Pramod Kumar Meher. tcas, 60-I(12):3195-3204, 2013. [doi]
- Digit-Serial Versatile Multiplier Based on a Novel Block Recombination of the Modified Overlap-Free Karatsuba AlgorithmChiou-Yng Lee, Jiafeng Xie. tcas, 66-I(1):203-214, 2019. [doi]
- Digit-Serial GNB Multiplier Based on TMVP Approach over GF(2m)Chun-Sheng Yang, Jeng-Shyang Pan, Chiou-Yng Lee. rvsp 2013: 123-128 [doi]
- Low-Complexity Digit-Serial Multiplier Over $GF(2^{m})$ Based on Efficient Toeplitz Block Toeplitz Matrix-Vector Product DecompositionChiou-Yng Lee, Pramod Kumar Meher, Chia-Chen Fan, Shyan-Ming Yuan. tvlsi, 25(2):735-746, 2017. [doi]
- Analysis of Systolic Penalties and Design of Efficient Digit-Level Systolic-like Multiplier for Binary Extension FieldsBimal Kumar Meher, Pramod Kumar Meher. cssp, 38(2):774-790, 2019. [doi]