An 1-bit by 1-bit High Parallelism In-RRAM Macro with Co-Training Mechanism for DCNN Applications - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Chi Liu, Shao-Tzu Li, Tong-Lin Pan, Cheng-En Ni, Yun Sung, Chia-Lin Hu, Kang-Yu Chang, Tuo-Hung Hou, Tian-Sheuan Chang, Shyh-Jye Jou. An 1-bit by 1-bit High Parallelism In-RRAM Macro with Co-Training Mechanism for DCNN Applications. In 2022 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2022, Hsinchu, Taiwan, April 18-21, 2022. pages 1-4, IEEE, 2022. [doi]

This author has not been identified. Look up 'Chi Liu' in GoogleThis author has not been identified. Look up 'Shao-Tzu Li' in GoogleThis author has not been identified. Look up 'Tong-Lin Pan' in GoogleThis author has not been identified. Look up 'Cheng-En Ni' in GoogleThis author has not been identified. Look up 'Yun Sung' in GoogleThis author has not been identified. Look up 'Chia-Lin Hu' in GoogleThis author has not been identified. Look up 'Kang-Yu Chang' in GoogleThis author has not been identified. Look up 'Tuo-Hung Hou' in GoogleThis author has not been identified. Look up 'Tian-Sheuan Chang' in GoogleThis author has not been identified. Look up 'Shyh-Jye Jou' in Google

runs on WebDSL