A low power TDC with 0.5ps resolution for ADPLL in 40nm CMOS

Xusong Liu, Lei Ma, Junhui Xiang, Na Yan, Haolv Xie, Xiaowei Cai. A low power TDC with 0.5ps resolution for ADPLL in 40nm CMOS. In 2015 IEEE 11th International Conference on ASIC, ASICON 2015, Chengdu, China, November 3-6, 2015. pages 1-4, IEEE, 2015. [doi]

Abstract

Abstract is missing.