Parallelizing SRAM arrays with customized bit-cell for binary neural networks - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Rui Liu, Xiaochen Peng, Xiaoyu Sun, Win-San Khwa, Xin Si, Jia-Jing Chen, Jia-Fang Li, Meng-Fan Chang, Shimeng Yu. Parallelizing SRAM arrays with customized bit-cell for binary neural networks. In Proceedings of the 55th Annual Design Automation Conference, DAC 2018, San Francisco, CA, USA, June 24-29, 2018. ACM, 2018. [doi]

This author has not been identified. Look up 'Rui Liu' in GoogleThis author has not been identified. Look up 'Xiaochen Peng' in GoogleThis author has not been identified. Look up 'Xiaoyu Sun' in GoogleThis author has not been identified. Look up 'Win-San Khwa' in GoogleThis author has not been identified. Look up 'Xin Si' in GoogleThis author has not been identified. Look up 'Jia-Jing Chen' in GoogleThis author has not been identified. Look up 'Jia-Fang Li' in GoogleThis author has not been identified. Look up 'Meng-Fan Chang' in GoogleThis author has not been identified. Look up 'Shimeng Yu' in Google

runs on WebDSL