Simultaneous Technology Mapping and Placement for Delay Minimization

Yifang Liu, Rupesh S. Shelar, Jiang Hu. Simultaneous Technology Mapping and Placement for Delay Minimization. IEEE Trans. on CAD of Integrated Circuits and Systems, 30(3):416-426, 2011. [doi]

Abstract

Abstract is missing.