A 265μW Fractional-N Digital PLL with Seamless Automatic Switching Subsampling/Sampling Feedback Path and Duty-Cycled Frequency-Locked Loop in 65nm CMOS - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Hanli Liu, Zheng Sun, Hongye Huang, Wei Deng, Teerachot Siriburanon, Jian Pang, Yun Wang, Rui Wu, Teruki Someya, Atsushi Shirane, Kenichi Okada. A 265μW Fractional-N Digital PLL with Seamless Automatic Switching Subsampling/Sampling Feedback Path and Duty-Cycled Frequency-Locked Loop in 65nm CMOS. In IEEE International Solid- State Circuits Conference, ISSCC 2019, San Francisco, CA, USA, February 17-21, 2019. pages 256-258, IEEE, 2019. [doi]

This author has not been identified. Look up 'Hanli Liu' in GoogleThis author has not been identified. Look up 'Zheng Sun' in GoogleThis author has not been identified. Look up 'Hongye Huang' in GoogleThis author has not been identified. Look up 'Wei Deng' in GoogleThis author has not been identified. Look up 'Teerachot Siriburanon' in GoogleThis author has not been identified. Look up 'Jian Pang' in GoogleThis author has not been identified. Look up 'Yun Wang' in GoogleThis author has not been identified. Look up 'Rui Wu' in GoogleThis author has not been identified. Look up 'Teruki Someya' in GoogleThis author has not been identified. Look up 'Atsushi Shirane' in GoogleThis author has not been identified. Look up 'Kenichi Okada' in Google

runs on WebDSL